|
DSP Performance at reasonable costs |
|
|
|
|
For the fastest time-to-market of your products, we provide rapid prototyping DSP subsystems (based on TMS320DM64x, TMS320VC54x, TMS320VC33, Blackfin, SHARC), custom designed OEM Boards for special applications, FPGA integration and the best of support from component selection to production. Here are some hardware product we can offer to support your design (selection only, please enquire for availability). All products can be customized for use in proprietary systems, even at small quantities.
If you have any special needs, please, use our contact form to obtain more information. |
|
Last Updated on Tuesday, 13 October 2009 09:33 |
|
|
Blackfin-Modul with Spartan-3E FPGA and LAN |
|
|
|
Based on a Blackfin BF537 DSP controller and a 100K Spartan-3E FPGA (250K or 500K as an option), this little computer, called BF537LANcore, is capable of running uClinux, has 32MBytes on-board SDRAM, 16 MBytes of serial flash, up to 33 I/O pins (including 11 LVDS pairs), a 100Mbps Ethernet port with PHY and lots of applications to be used in.
For instant operation, we also offer a "motherboard", carrying all I/O pins on 100mil headers. In addition, the motherboard is equipped with an SD-card socket, a High-Speed-USB-Port, a 2-channel audio interface (16bit, 48kHz), a serial interface (UART), and an RJ-45-Jack for ethernet connectivity.
If you wish to learn more about this amazing piece of German engineering, check the datasheet or contact us. We not only provide you with the hardware but also with engineering support to make your application real - quickly! |
|
Last Updated on Thursday, 19 November 2009 17:28 |
|
Blackfin-Modul with 9 Cores and up to 5300 MIPS |
|
|
|
 The BF561MULTIcore board is a miniature size system based on Analog Devices’ Blackfin family. A single BF537 with an Ethernet MAC capable of running uClinux controls four dual-core BF561’s yielding an accumulated performance of up to 5300 MIPS. With a size of only 1" x 3.75", the board is designed to fit standard carrier boards, such as PCI, PCIx or eurocards (160x100mm). The BF537 has 32 Mbytes private SDRAM to suit the requirements of an operating system (uClinux) while each BF561 has 8 Mbytes of private SDRAM . The board can boot via TFTP over the network and load application software individually to each of the BF561 cores. Alternatively, the board can be booted from an on-board serial flash which makes it independent of any host system.
The system is perfect for multi-channel speech processing or software-defined radio (SDR) applications. The module requires 2 Amps (max.) out of a single 3.3Volt power supply.
|
|
Last Updated on Monday, 03 May 2010 09:30 |
|
DSP Modul with TMS320DM642 and 200K Spartan3-FPGA |
|
|
|
|
This DSP Module is the most powerful sub-system in our standard footprint range of products. Based on a DM642 multimedia DSP from Texas Instruments clocked at up to 600 MHz, accompanied by a Xilinx Spartan3-FPGA, this hardware provides all the flexibility and computational power required in multi media processing , especially in image and video compression. Numerous I/O lines are available at the connectors, many of which are capable of the LVDS standard. A version for the extended temperature range is available on request. Please, check the datasheet or contact us for more information.
|
|
Last Updated on Wednesday, 02 September 2009 09:59 |
|
DSP Modul with Blackfin BF533, CPLD and 2-channel Audio |
|
|
|
This DSP Module is a flexible sub-system with our standard footprint range of products, based on a BF532 or BF533 Blackfin processor from Analog Devices clocked at 400 or 600MHz respectively. It comes equipped with a CPLD for flexible I/O handling and a 2-channel audio codec for speech applications. SDRAM of up to 16 MByte is optional.
Datasheet (PDF) |
|
Last Updated on Wednesday, 02 September 2009 10:07 |
|
DSP Modul with Texas Instruments TMS320VC33 |
|
|
|
 VC33MODu Mezannine Board with 60/75 MIPS TI TMS320VC33 Floating Point DSP and 2-channel UART, 512K x 32 SRAM and 2M x 8 Flash ROM. Fully programmable Host/GPIO using a 128 macrocell low-power CPLD.
Datasheet (PDF) |
|
Last Updated on Wednesday, 02 September 2009 10:10 |
|
|
|
|
|